

MODEL NAME : *FDQ50 / FDC55*
PCB NO : *LA-J191P DAC0000X000*

MB *LA-J191P DAC0000X000*
FB *LS-H821P DA60027F00S*
KB *LS-H822P DA4002TR00S*

EDP w/TS *LF-H821P DA30001AF00*
EDP w/o TS *LF-H824P DA30001AD00*
CCD *LF-H822P DA30001AC00*
LED *LF-F825P DA30001AE00*
KBC *LF-H824P DA30001BD00*
IO *LF-H823P DA30001AB00*


Dell/Compal Confidential

Schematic Document

Fiorana CML CometLake H

2019-11-22
Rev: DVT2.1 0.4 (X03)

@	N18PG62@
@EMC@	N19PQ1@
CONN@	N19PQ3Q@
TP@	N19PQVRAMS@
3PHASEI5@	N19PQVRAMH@
4PHASE62@	N19PQVRAMM@
4PHASE82@	NVPRO@
BreakDown@	VPRO@
EMC@	UMAP@
RF@	UMAX@
UMA@	XDP@
DIS@	QTJ0@
EMI@	QTJ1@
DAR@	QTJ2@
CNV@	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2027/08/21	Title	P002-Block Diagram
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.40
Size	Document Number	Date		Sheet	of
	LA-J191P	Friday, November 22, 2019		2	100

RE67	CE51	REV	PHASE
240K	4700p		PRE EVT
130K	4700p	X00	EVT
62K	4700p	X00	DVT1
33K	4700p	X01	DVT1.1
8.2K	4700p	X02	DVT2
4.3K	4700p	X03	DVT2.1
2K	4700p		
1K	4700p	A00	PVT

USB3.1	DESTINATION
1	USB3.0 PS8802
2	None
3	None
4	None
5	None
6	None

USB 2.0	DESTINATION
1	None
2	None
3	Type-C Conn 1 (Left Side)
4	Type-C Conn 1 (Right Side)
5	Type-C Conn 2 (Right Side)
6	None
7	None
8	None
9	None
10	Finger Print
11	RGB CAMERA
14	NGFF-1 WLAN + BT

USB OC#	DESTINATION
0	
1	
2	
3	Type-C Conn 1 (Left Side)
4	Type-C Conn 1 (Right Side)
5	Type-C Conn 2 (Right Side)
6	
7	

PCI EXPRESS	DESTINATION	USB3.0	DESTINATION
Lane 1	Titan Ridge	7	None
Lane 2		8	None
Lane 3		9	None
Lane 4		10	None
Lane 5	None		
Lane 6	CNVl WLAN + BT		
Lane 7	CARD READER		
Lane 8	None		
Lane 9	SSD		
Lane 10	SSD	SATA	DESTINATION
Lane 11	SSD	0A	N/A
Lane 12	SSD	1A	SSD
Lane 13	None	0B	N/A
Lane 14	None	1B	N/A
Lane 15	None	A2	N/A
Lane 16	None	A3	N/A
Lane 17	SSD_2	A4	SSD
Lane 18	SSD_2	A5	N/A
Lane 19	SSD_2		
Lane 20	SSD_2		

DDI	DESTINATION
1	Titan Ridge
2	Titan Ridge
3	DP/USB3 PS8802

LPC	DESTINATION
ESPI/LPC0	MEC5107
LPC1	DEBUG PORT

CLKOUT_PCIE	DESTINATION	CLKOUT_PCIE	DESTINATION
0	None	10	None
1	NGFF-2 SSD2	11	None
2	None	12	None
3	NGFF-2 SSD1	13	None
4	CARD READER	14	None
5	Thunderbolt	15	None
6	NGFF-1 WLAN		
7	GPU		
8	None		
9	None		

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	
High Speed I/O (HSIO) Type and Lane	USB3.1 #1	USB3.1 #2	USB3.1 #3	USB3.1 #4	USB3.1 #5	USB3.1 #6	USB3.1 #7	PCIe #1	PCIe #2	PCIe #3	PCIe #4	PCIe #5	PCIe #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	PCIe #12	PCIe #13	PCIe #14	PCIe #15	PCIe #16	PCIe #17	PCIe #18	PCIe #19	PCIe #20	PCIe #21	PCIe #22	PCIe #23	PCIe #24
Intel® RST Support								No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support

The 30 HSIO lanes on PCB-R supports the following configurations:

- 1. Up to 24 PCIe* Lanes
- A maximum of 16 PCIe* Ports (or devices) can be enabled
- When a GME Port is enabled, the maximum number of PCIe* Ports (or devices) that can be enabled reduces based off the following:
 - Max PCIe* Ports (or devices) = 16 - GME (0 or 1)
 - PCIe* Lanes 1-4 (PCIe* Controller #1), 5-8 (PCIe* Controller #2), 9-12 (PCIe* Controller #3), 13-16 (PCIe* Controller #4), 17-20 (PCIe* Controller #5), and 21-24 (PCIe* Controller #6) can be individually configured
- 2. Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
- 3. Up to 10 USB 3.1 Lanes
 - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
- 4. Up to 4 GME Lanes
 - A maximum of 1 GME Port (or device) can be enabled
- 5. Supports up to 3 Remapped (Intel® Rapid Storage Technology) PCIe* storage devices
 - x2 and x4 PCIe* NVMe SSD
 - x2 Intel® Optane® Memory Device
 - See the "PCI Express * (PCIe*)" chapter for the PCH PCIe* Controllers, configurations, and lanes that can be used for Intel® Rapid Storage Technology PCIe* storage support
- 6. For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe* via the SATA/PCIe Combo Port Soft Straps discussed in the SPI Programming Guide and through the Intel® Flash Image Tool (FIT) tool.


Symbol Note:

Vinafix.com


↓ : means Digital Ground

⏏ : means Analog Ground

Security Classification	Compal Secret Data		Title	
Issued Date	2019/11/30	Deciphered Date	2027/06/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Electronics, Inc.				
P003-Notes List				
Size	Document Number	Rev		
	LA-J191P	0.4(X03)		
Date:	Friday, November 22, 2019	Sheet	3	of 100



Interleave



CFG Straps for Processor

Stall reset sequence after PCU PLL lock until de-asserted

CFG0 * 1 = (Default) Normal Operation; No stall.
0 = Stall.

Display Port Presence Strap

CFG4 1 : Disabled; No Physical Display Port attached to Embedded Display Port
* 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps

CFG[6:5] 11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING


CFG7 * 1: (Default) PEG Train immediately following xxRESETB de assertion
0: PEG Wait for BIOS for training


Table 2-13. PCI Express* Bifurcation and Lane Reversal Mapping


Bifurcation	Link Width	CFG Signals	Lanes
	0:10 0:11 0:12	CFG [6] [5] [4]	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
1x16	x16 N/A N/A	1 1 1	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
1x16 Reversed	x16 N/A N/A	1 1 0	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
2x8	x8 x8 N/A	1 0 1	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
2x8 Reversed	x8 x8 N/A	1 0 0	7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
1x8+2x4	x8 x4 x4	0 0 1	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
1x8+2x4 Reversed	x8 x4 x4	0 0 0	3 2 1 0 3 2 1 0 7 6 5 4 3 2 1 0

Notes:

- For CFG bus details, refer to Section 6.4.
- Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
- In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 8.
 - Connect lane 0 of 3rd device to lane 12.For example:
 - a. When using 1x8 + 2x4, the 8 lane device should use lanes 0:7.
 - b. When using 1x4 + 1x2, the 4 lane device should use lanes 0:3, and other 2 lanes device should use lanes 8:9.
 - c. When using 1x4 + 1x2 + 1x1, 4 lane device should use lanes 0:3, two lane device should use lanes 8:9, one lane device should use lane 12.
- for reversal lanes, for example:
 - When using 1x8, the 8 lane device should use lanes 8:15, so lane 15 will be connected to lane 0 of the Device.
- For Basen Falls platform use 1x8+2x4 Bifurcation







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2021/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P011-CPU(6/7) PWR,VGT
Size	Document	Number	Rev	0.0403
Custom				
Date:	Friday, November 22, 2019	Sheet	11	of 100

CFL-H		
UH1F		
A10	VSS_1	VSS_82
A12	VSS_2	VSS_83
A16	VSS_3	VSS_84
A18	VSS_4	VSS_85
A20	VSS_5	VSS_86
A22	VSS_6	VSS_87
A24	VSS_7	VSS_88
A26	VSS_8	VSS_89
A28	VSS_9	VSS_90
A30	VSS_10	VSS_91
A6	VSS_11	VSS_92
A9	VSS_12	VSS_93
AA12	VSS_13	VSS_94
AA29	VSS_14	VSS_95
AA30	VSS_15	VSS_96
AB33	VSS_16	VSS_97
AB34	VSS_17	VSS_98
AB5	VSS_18	VSS_99
AC1	VSS_19	VSS_100
AC12	VSS_20	VSS_101
AC2	VSS_21	VSS_102
AC3	VSS_22	VSS_103
AC37	VSS_23	VSS_104
AC38	VSS_24	VSS_105
AC4	VSS_25	VSS_106
AC5	VSS_26	VSS_107
AC6	VSS_27	VSS_108
AD10	VSS_28	VSS_109
AD11	VSS_29	VSS_110
AD12	VSS_30	VSS_111
AD29	VSS_31	VSS_112
AD30	VSS_32	VSS_113
AD6	VSS_33	VSS_114
AD8	VSS_34	VSS_115
AD9	VSS_35	VSS_116
AE33	VSS_36	VSS_117
AE34	VSS_37	VSS_118
AE6	VSS_38	VSS_119
AF1	VSS_39	VSS_120
AF12	VSS_40	VSS_121
AF13	VSS_41	VSS_122
AF14	VSS_42	VSS_123
AF2	VSS_43	VSS_124
AF3	VSS_44	VSS_125
AF4	VSS_45	VSS_126
AG10	VSS_46	VSS_127
AG11	VSS_47	VSS_128
AG13	VSS_48	VSS_129
AG29	VSS_49	VSS_130
AG30	VSS_50	VSS_131
AG6	VSS_51	VSS_132
AG7	VSS_52	VSS_133
AG8	VSS_53	VSS_134
AH12	VSS_54	VSS_135
AH33	VSS_55	VSS_136
AH34	VSS_56	VSS_137
AH35	VSS_57	VSS_138
AH36	VSS_58	VSS_139
AH6	VSS_59	VSS_140
AJ1	VSS_60	VSS_141
AJ13	VSS_61	VSS_142
AJ2	VSS_62	VSS_143
AJ3	VSS_63	VSS_144
AJ37	VSS_64	VSS_145
AJ38	VSS_65	VSS_146
AJ4	VSS_66	VSS_147
AJ5	VSS_67	VSS_148
AJ6	VSS_68	VSS_149
W4	VSS_69	VSS_150
W5	VSS_70	VSS_151
Y10	VSS_71	VSS_152
Y11	VSS_72	VSS_153
Y13	VSS_73	VSS_154
Y14	VSS_74	VSS_155
Y37	VSS_75	VSS_156
Y38	VSS_76	VSS_157
Y7	VSS_77	VSS_158
Y8	VSS_78	VSS_159
Y9	VSS_79	VSS_160
AK29	VSS_80	VSS_161
AK30	VSS_81	VSS_162

CFL-H_BGA1440
@




CFL-H		
UH1G		
AW5	VSS_163	VSS_244
AY12	VSS_164	VSS_245
AY33	VSS_165	VSS_246
AY34	VSS_166	VSS_247
B8	VSS_167	VSS_248
BA10	VSS_168	VSS_249
BA11	VSS_169	VSS_250
BA12	VSS_170	VSS_251
BA37	VSS_171	VSS_252
BA38	VSS_172	VSS_253
BA6	VSS_173	VSS_254
BA7	VSS_174	VSS_255
BA8	VSS_175	VSS_256
BA9	VSS_176	VSS_257
BB1	VSS_177	VSS_258
BB2	VSS_178	VSS_259
BB29	VSS_179	VSS_260
BB3	VSS_180	VSS_261
BB30	VSS_181	VSS_262
BB5	VSS_182	VSS_263
BB4	VSS_183	VSS_264
BB5	VSS_184	VSS_265
BB6	VSS_185	VSS_266
BC12	VSS_186	VSS_267
BC13	VSS_187	VSS_268
BC14	VSS_188	VSS_269
BC33	VSS_189	VSS_270
BC34	VSS_190	VSS_271
BC6	VSS_191	VSS_272
BD10	VSS_192	VSS_273
BD11	VSS_193	VSS_274
BD12	VSS_194	VSS_275
BD37	VSS_195	VSS_276
BD6	VSS_196	VSS_277
BD7	VSS_197	VSS_278
BD8	VSS_198	VSS_279
BD9	VSS_199	VSS_280
BE1	VSS_200	VSS_281
BE2	VSS_201	VSS_282
BE29	VSS_202	VSS_283
BE3	VSS_203	VSS_284
BE30	VSS_204	VSS_285
BE4	VSS_205	VSS_286
BE5	VSS_206	VSS_287
BE6	VSS_207	VSS_288
BF12	VSS_208	VSS_289
BF33	VSS_209	VSS_290
BF34	VSS_210	VSS_291
BF6	VSS_211	VSS_292
BG12	VSS_212	VSS_293
BG13	VSS_213	VSS_294
BG14	VSS_214	VSS_295
BG37	VSS_215	VSS_296
BG38	VSS_216	VSS_297
BG6	VSS_217	VSS_298
BH1	VSS_218	VSS_299
BH10	VSS_219	VSS_300
BH11	VSS_220	VSS_301
BH12	VSS_221	VSS_302
BH14	VSS_222	VSS_303
BH2	VSS_223	VSS_304
BH3	VSS_224	VSS_305
BH4	VSS_225	VSS_306
BH5	VSS_226	VSS_307
BH6	VSS_227	VSS_308
BH7	VSS_228	VSS_309
BH8	VSS_229	VSS_310
BH9	VSS_230	VSS_311
T2	VSS_231	VSS_312
T3	VSS_232	VSS_313
T33	VSS_233	VSS_314
T4	VSS_234	VSS_315
T5	VSS_235	VSS_316
T7	VSS_236	VSS_317
T8	VSS_237	VSS_318
T9	VSS_238	VSS_319
U37	VSS_239	VSS_320
U38	VSS_240	VSS_321
U39	VSS_241	VSS_322
U40	VSS_242	VSS_323
U41	VSS_243	VSS_324

CFL-H_BGA1440
@


CFL-H		
UH1H		
BN4	VSS_325	VSS_409
BN7	VSS_326	VSS_410
BP12	VSS_327	VSS_411
BP14	VSS_328	VSS_412
BP16	VSS_329	VSS_413
BP21	VSS_330	VSS_414
BP24	VSS_331	VSS_415
BP25	VSS_332	VSS_416
BP26	VSS_333	VSS_417
BP29	VSS_334	VSS_418
BP33	VSS_335	VSS_419
BP34	VSS_336	VSS_420
BP7	VSS_337	VSS_421
BR12	VSS_338	VSS_422
BR14	VSS_339	VSS_423
BR18	VSS_340	VSS_424
BR21	VSS_341	VSS_425
BR24	VSS_342	VSS_426
BR25	VSS_343	VSS_427
BR26	VSS_344	VSS_428
BR29	VSS_345	VSS_429
BR34	VSS_346	VSS_430
BR36	VSS_347	VSS_431
BT12	VSS_348	VSS_432
BT14	VSS_349	VSS_433
BT18	VSS_350	VSS_434
BT21	VSS_351	VSS_435
BT24	VSS_352	VSS_436
BT26	VSS_353	VSS_437
BT29	VSS_354	VSS_438
BT32	VSS_355	VSS_439
BT5	VSS_356	VSS_440
C11	VSS_357	VSS_441
C13	VSS_358	VSS_442
C15	VSS_359	VSS_443
C17	VSS_360	VSS_444
C19	VSS_361	VSS_445
C21	VSS_362	VSS_446
C23	VSS_363	VSS_447
C25	VSS_364	VSS_448
C26	VSS_365	VSS_449
C27	VSS_366	VSS_450
C29	VSS_367	VSS_451
C31	VSS_368	VSS_452
C37	VSS_369	VSS_453
C5	VSS_370	VSS_454
C8	VSS_371	VSS_455
C9	VSS_372	VSS_456
D10	VSS_373	VSS_457
D12	VSS_374	VSS_458
D14	VSS_375	VSS_459
D16	VSS_376	VSS_460
D18	VSS_377	VSS_461
D20	VSS_378	VSS_462
D22	VSS_379	VSS_463
D24	VSS_380	VSS_464
D26	VSS_381	VSS_465
D28	VSS_382	VSS_466
D3	VSS_383	VSS_467
D30	VSS_384	VSS_468
D33	VSS_385	VSS_469
D6	VSS_386	VSS_470
D9	VSS_387	VSS_471
E34	VSS_388	VSS_472
E35	VSS_389	VSS_473
E38	VSS_390	VSS_474
E4	VSS_391	VSS_475
E9	VSS_392	VSS_476
N3	VSS_393	VSS_477
N33	VSS_394	VSS_478
N34	VSS_395	VSS_479
N4	VSS_396	
N5	VSS_397	VSS_A3
N6	VSS_398	VSS_A4
N7	VSS_399	VSS_B3
N8	VSS_400	VSS_B3
N9	VSS_401	VSS_B3
P12	VSS_402	VSS_BR38
P37	VSS_403	VSS_BT3
M14	VSS_404	VSS_BT35
M6	VSS_405	VSS_BT36
N1	VSS_406	VSS_BT4
F11	VSS_407	VSS_C2
F13	VSS_408	VSS_D38

CFL-H_BGA1440
@

Security Classification	Compal Secret Data			Title	
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.4(003)
				Date:	Friday, November 22, 2019
				Sheet	12 of 100












PCH Strap PIN			
DisplayPort* Disabling and Termination Guidelines			
Port	Strap	How to Enable Port?	How to Disable Port?
Port B	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect






Strap Definitions (SPI0 MOSI)

G3 set




RTC CRYSTAL



Close PR313



MEC5107 G3 Sharing Topology




HDA_SDO / I2SD0_TXD
ME_FWP_PCH has internal 20K PD.
FLASH DESCRIPTOR SECURITY OVERRIDE
1=Disable ME Protect (ME can be updated)
0=Enable ME Protect (ME cannot be updated)


RP14-RP15 close to PCH

<56> HDA_SYNC_AUDIO << RH268 1 2 33 0201 1% HDA_SYNC
<56> HDA_SDOOUT_AUDIO << RH267 1 2 33 0201 1% HDA_SDOOUT
<56> HDA_BITCLK_AUDIO << RH266 1 2 33 0201 1% HDA_BITCLK


<52> PCM_CLK << RH1205 1 DAB 2 33 0201 1% PCM_CLK_CPU
<52> PCM_OUT << RH1206 1 DAB 2 33 0201 1% PCM_OUT_CPU
<52> PCM_IN << RH1207 1 DAB 2 33 0201 1% PCM_IN_CPU
<52> PCM_SYNC << RH1208 1 DAB 2 33 0201 1% PCM_SYNC_CPU



PCH to DDR, XDP, FFS





RSMRST circuit




RH215
POP NO Support Deep sleep
DE-POP Support Deep sleep


EC WDT reset circuit




Strap Definitions (GPP_B14 / SPKR)




Strap Definitions (GPP_C2 / SMBALERT#)




Strap Definitions (GPP_C5 / SML0ALERT#)




Strap Definitions (GPP_B23 / SML1ALERT# / PCHHOT#)






Reserve for EMI



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2019/11/30		2027/06/21		P015-PCH (3/7) PM,HDA,SMB,JTAG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. ANY UNAUTHORIZED USE, REPRODUCTION, OR DISCLOSURE OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
				LA-JI91P	
				Date: Friday, November 22, 2019	
				Sheet 15 of 100	







Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2019/11/30	Deciphered Date	2018/05/08	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				P020-Reserve	
				Size	Document Number
				LA-J191P	
				Rev	
				0.4(X03)	
Date:		Friday, November 22, 2019		Sheet 20 of 100	



Vinafix.com

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date	2019/11/30	Deciphered Date	2018/05/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<i>P021-Reserve</i>		
				Size	Document Number	Rev
				<i>LA-J191P</i>		
				0.4(X03)		
				Date:	Friday, November 22, 2019	Sheet 21 of 100




Vinafix.com


Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2019/11/30		2018/05/08		Title	
				P022-Reserve	
				Size	Document Number
				LA-J191P	
				Date:	Friday, November 22, 2019
				Sheet	22 of 100
				Rev	0.4(X03)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Layout Note:
Place near JDIMM1.258



CD112 RF request

[illegible]


CPU Side






All VREF traces should
have 10 mil trace width

Security Classification	Compal Secret Data			Title	
	2019/11/30	Deciphered Date	2027/06/21	P023-DDR4 DIMMA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE TRANSMITTED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NO PART OF THIS DRAWING MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC. THIS DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS NOT TO BE LOANED, REPRODUCED, COPIED, REPRODUCED, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC.				Size	Docu. No.
				LA-J191P	
				Date:	Edin, November 22, 2019
				Sheet	23 of 100

Layout Note:
Place near JDIMM2.257,259



Layout Note:
Place near JDIMM2.255



All VREF traces should have 10 mil trace width

Security Classification	Compal Secret Data		Title		Rev 0.40(03)
Issued Date	2019/11/30	Deciphered Date	2027/06/21	P024-DDR4 DIMMB LA-J191P	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS DRAWING IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			Size Document Number Date: Friday, November 22, 2019		Sheet 24 of 100




Vinafix.com


Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2019/11/30	Deciphered Date	2018/05/08		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P025-Reserve			
						Size	Document Number		Rev
						LA-J191P		0.4(X03)	
						Date:	Friday, November 22, 2019		Sheet 25 of 100






Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2019/11/30	Deciphered Date	2018/05/08		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P026-Reserve				
						Size	Document Number		Rev	
						LA-J191P		0.4(X03)		
						Date:		Friday, November 22, 2019		Sheet






trace width: 16mils
differential voltage sensing.
differential signal routing.




THERMATRIP_GPU# <27,37>

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2019/11/30		Deciphered Date		2027/06/21		Title	
										P028-N18P eDP/HDMI/mDP	
										LA-J191P	
										Rev 0.4(003)	
										Date: Friday, November 22, 2019	
										Sheet 28 of 100	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Size	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR THE DRAWING OR PAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	P031-N18P MEM Interface
Size	Document Number	Rev	0.4(203)	Drawn	LA-J191P
Date:	Friday, November 22, 2019	Sheet	31	of	100







Vinafix.com

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2019/11/30		Compal Electronics, Inc.	
Deciphered Date		2018/05/08		Title	
				P032-Reserve	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		Date: Friday, November 22, 2019		Rev 0.4(X03)	
				LA-J191P	
				Sheet 32 of 100	



Vinafix.com

				A
Title				
P033-Reserve				
Size	Document Number			Rev
A	LA-J191P			0.4(X03)
Date:	Friday, November 22, 2019		Sheet	33 of 100



SMB_ALT_ADDR	State	DEVID_SEL	State	PCIE_CFG	State	VGA_DEVICE	State
Low	Single GPU	Low	Original Device	Low	Normal signal swing	Low	3D Device
High	Dual GPU	High	Re-brand Device ID	High	Reduce the signal amplitude	High	VGA Device

Table 5.5 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins ^{Note 1}			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0

Table 5.2 RAMCFG

Strap Pins ^{see Note}			RAMCFG Setting Number	
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)	
L	L	L	0 (0x0000)	SAMSUNG
L	L	H	1 (0x0001)	MICRON
L	H	L	2 (0x0002)	HYNIX

Table 4. N19P-Q3/Q1 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.25V and 1.35V ²	Micron	MT61K256M32JE-14-A	A-die	0x1	14 Gbps	N/A	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate

Notes:


1. For N19P-Q3/Q1, the maximum allowable memory case temperature is 95 °C.
2. DVS is required. WCLK: TBD

Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping




Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND.			
STRAP2	Do not stuff.			
STRAP3				
STRAP4				

Berlinetta MLK			
Straps	(N17P-Q1)	(N17P-G0)	
Net NAME	state	State	defind
ROM_SCLK	PD 5K	"M"	SOR_EXPOSED(LSB)
ROM_SI	Base on memory RVL	"H"	SOR_EXPOSED
ROM_SO	PD 5K	"H"	SOR_EXPOSED(MSB)
STRAP0	PU 49.9K		RAMCFG(LSB)
STRAP1	Do not stuff		RAMCFG
STRAP2	Do not stuff		RAMCFG(MSB)
STRAP3	Do not stuff	"L"	SMB_ALT_ADDR(0), DEVIE_SEL(0)
STRAP4	Do not stuff	"L"	PCIE_CFG(0), VGA_DEVICE(0)
STRAP5	Unused	"L"	


Memory Partition A- Lower 32 bit



Memory Partition A- Lower 32 bit




+INV_PWR_SRC & +EDPVDD monitor




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Title	P039-DP to HDMI Converter PS175
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.4(003)
Date:	Friday, November 22, 2019	Sheet	39	of	100

Darwin 2.0


I2C ADDR	I2C Slave Address
NC	0x72 (default)
Pull up 3.3V	0x34



0.1" spacing 0.035" through holes
or 0.1" spacing 0.050 SMT pads




***P*-sensor**




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Title	P058-EC MEC 5105	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev
				Date:	Friday, November 22, 2019	Sheet 41 of 100

TR Port R



For vPRO docking support vHPD







RTD3 GPIO refer by Intel RVF

GPIO	intel RVP	Fiorano
TBT_PERST_N	GPP_F_4_SATAXPCE	PCH_PLTRSTR_EC_AR/GPP_F_4
TBT_Wake_N	GPP_K_18_NMIB	TBT_WAKEH/GPP_K18
RTD3_PWN_FN	GPP_H_16_SML4_CLK	RTD3_CIO_PWR_EN/GPP_H16

FUNCTION TABLE					
IN	NC TO COM COM TO NC	NO TO COM COM TO NO	IN	NC	NO
L	ON	OFF	L	COM	X
H	OFF	ON	H	X	COM


DELL CONFIDENTIAL/PROPRIETARY









DELL CONFIDENTIAL/PROPRIETARY
THUNDERBOLT_BG337

Vinafix.com




Security Classification		Compal Secret Data		Title	
Issued Date	2019/11/30	Deciphered Date	2017/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR ITS EMPLOYEES OR CONTRACTORS. NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TBT-TR(2/2) PWR,VSS	
Size	C	Document Number	LA-1919P	Rev	04/03/20
Date:	Friday, November 22, 2019	Sheet	43	of 100	



Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/11/30	Deciphered Date	2018/12/31		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED TO THE CUSTODY OF THE COMPETENT DIVISION OF HAD GOVERNMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PD CTRL - CCGS Dual Port		
					Size	Document Number	Rev
					LA-191P		
					Date	Friday, November 22, 2019	
					Sheet	44	of 100





Security Classification		Compul Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		Deciphered Date		Title	
2019/11/30		2017/01/01		Compal Electronics, Inc.	
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				TBT-TR(1/2) DP, PCIE	
				Size	
				Custom	
Date				Rev	
Friday, November 23, 2018				0.4/00	
Sheet				48 of 100	





MUX	MOD_ID 1	MOD_ID
Titan Ridge	1.1	N/A
PS8802	1.4	1.0
PS8802	1.4	1.1 - 1.3
ANX7443	1.5	1.0
ANX7443	1.5	1.1 - 1.3
TUSB546	1.6	1.0
TUSB546	1.6	1.1 - 1.3
TUSB544	1.6	1.4
TUSR544	1.6	1.5 - 1.7






RILIM (Kohm)	ILIM(A)(14300/RLIM)			CCG5_ILIM3
	Min	Typ	Max	
				LOW
7.68K	1.582	1.861	2.140	HIGH






RT125&RT122 near type-C connector




CNL/CFL Type-C External (Back Panel) Topology with Active Mux



DELL CONFIDENTIAL/PROPRIETARY

3V LDO



Security Classification				Compal Secret Data				DELL CONFIDENTIAL/PROPRIETARY			
Issued Date				2019/11/30				Compal Electronics, Inc.			
Deciphered Date				2018/05/08				Title			
								P050-Reserve			
								Size			
								Document Number			
								LA-J191P			
								Date			
								Friday, November 22, 2019			
								Sheet 50 of 100			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


The schematic diagram illustrates the USB20 module's internal circuitry. The central component is the TUSB212IRWBR_X2QFN12_1P6X1P6 IC, which is connected to the USB20_P3 and USB20_N3 ports. The IC's pins are labeled: VCC (12), D2P (7), D2M (8), D1P (2), D1M (1), EQ (6), VREG (11), RSTN (5), SCL/CD (4), SDA (3), and ENA_HS (9). The IC is powered by +3VS and connected to ground. The ENA_HS signal is connected to the T99 pin of the PAD-D. The diagram also shows the connection of the U18_ENA_HS signal to the T99 pin. The USB20_P3 and USB20_N3 ports are connected to the IC's D2P, D2M, D1P, and D1M pins. The diagram includes various resistors: CT300 (0.1u 0201 10V0K), CT301 (0.1u 0201 6.3V0M), RT300 (47K_0201_5%), RT301 (47K_0201_5%), RT302 (39K_0201_1%), and CT385 (0.1u 0201 10V0K). The diagram is labeled with component values and pin numbers.

I (ACTIVE_HS) - High Speed Active Current - (30 mA Max)


DC BOOST SETTING VIA PIN STRAP	
DC_BOOST	DC Boost Setting (mV)
V _{IL}	40
V _{IM}	60
V _{IH}	80

Security Classification		Compal Secret Data		SECRET CONFIDENTIAL PROPRIETARY Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2018/05/08	Title	P051-Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, November 22, 2019
					Rev 0.4(X03) LA-J19IP



M.2 Slot-A Key-A (WLAN + BT)




Level Shift Circuit (Killer9560 GPIO 1.8V)





CNVi&Darwin2.0 BOM opt i on



CNVi&Darwin2.0 BOM opt i on



CNVi&Darwin2.0 BOM opt i on




CNVi&Darwin2.0 BOM opt i on





Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/11/30	Deciphered Date	2018/05/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P053-Reserve		
				Size	Document Number	Rev
				LA-J191P		0.4(X03)
				Date:	Friday, November 22, 2019	Sheet 53 of 100




Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/11/30	Deciphered Date	2018/05/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P054-Reserve		
				Size	Document Number	Rev
				LA-J191P		
				0.4(X03)		
Date:		Friday, November 22, 2019		Sheet	54	of 100

Audio Jack + CardReader(RT35243)

```
I-PEX 20698-042E-01 Connector
Signal Pin -->300mA
Power Pin -->2A
```




```
Realtek Audio jack
RING2 1A(40mil)
SLEEVE 1A(40mil)
```


```
Realtek codec inner class D(By Clark feedback)
RTS5243 2A+2.375mA
```

Beep sound


RC filter for PWM square to sine-wave




3.3V level change 1.8V




JACK DETECTION NETWORK




Internal pull high to +VDD




200 mA



1.5A



10mA



(Power Rail)


PVDD1 (+5VS_AUDIO)
PVDD2 (+5VS_AUDIO)
AVDD1 (+5VS_AUDIO)
AVDD2 (+CPVDD) (+1.8VS_AUDIO)
DVDD (+1.8VS_AUDIO)
DVDD-IO (+1.8VS_AUDIO)
Realtek codec inner class D 2W/4ohm speaker estimation
(By Clark feedback)

Voltage

5V
5V
5V
1.8V
1.8V/3.3V
1.8V/3.3V

Current (max)

>1.5A
>1.5A
200mA
50mA
10mA
5mA




ALC3281-CC

QFN48(6*6)

Thermal pad=DGND



Don't short this pad to USB digital ground, and should be far away from any power traces.

Place near UA1 pin26/27






1.8V power rail should be supplied by linear regulator, not switching regulator. If switching regulator is unavoidable, please make sure that switching frequency operates at out-band (over 20KHz).

50 mA





Codec AVDD (Placement near Audio Codec)
ANALOG DIGITAL
Moat
In order to prevent the built-in LDO damaged from over-voltage on +5VD or Standby power line, we suggested using this Voltage suppressing device.






SMART AMP TAS2770



TAS2770 moment $I = (15.4W/0.85)/12.6V = 1.43A$ (Single)
 B+ AMP Continuous power $I = (2W/0.85)/12.6V = 0.17A$
 +1.8VS_AUDIO=12.6mA



TI AMP Speaker Conn.





Realtek Codec Speaker Conn.




Vinafix.com

Security Classification	Control Secret Data	Rev.	Compal Electronics, Inc.
Version	2019/11/05	2022/08/21	
THE SUBJECT OF THIS DOCUMENT IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
LA-J191P			
Page Number: 2019 19001 3P 01 00			

Keyboard Controller board +
TAP Sensor



HRS_FH35C-45S-0P3SHW(50) series withstand current 0.2A
Latch-up current at Top = 25 OC 200mA
+5VALW=1.2A +3VALW=1A







EC Strap

RE67	CE51	REV	PHASE
240K	4700p	M00	PRE EVT
130K	4700p	X00	EVT
62K	4700p	X00	DVT1
33K	4700p	X01	DVT1.1
8.2K	4700p	X02	DVT2
4.3K	4700p	X03	DVT2.1
2K	4700p		
1K	4700p	A00	PVT

RE301	CE3319	CONFIG
240K	4700p	
130K	4700p	UMA
62K	4700p	N18P-G0
33K	4700p	
8.2K	4700p	N19P-Q1
4.3K	4700p	N19P-Q3 MAXQ
2K	4700p	
1K	4700p	

RE336	CE3326	CONFIG
240K	4700p	
130K	4700p	3PHASE-15
62K	4700p	
33K	4700p	
8.2K	4700p	4PHASE-6+2
4.3K	4700p	
2K	4700p	
1K	4700p	4PHASE-8+2

BOARD_ID rise time is measured from 5%~68%.




DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2019/11/30		Deciphered Date		2018/05/08		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P059-KBC Board					
						Size		Document Number		Rev	
						LA-J191P		04(X)03			
						Date:		Friday, November 22, 2019		Sheet 59 of 100	



Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2019/11/30	Deciphered Date		2018/05/08				
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</div>									
						Title		P060-Reserve	
						Size	Document Number	Rev	
						LA-J191P		0.4(X03)	
Date:		Friday, November 22, 2019		Sheet	60 of 100				



Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Title	P061-SMBus block diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 0.4(03)
				Date: Friday, November 22, 2019	Sheet 61 of 100




Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2019/11/30	Deciphered Date	2018/05/08		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P062-Reserve			
						Size	Document Number		Rev
						LA-J191P		0.4(X03)	
						Date:	Friday, November 22, 2019		Sheet 62 of 100

Power Button and LED


Lid Switch




Touch pad

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2019/11/30		2027/06/21		P063-BAT LED/TP/SW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
C		Document Number		LA-J191P	
Date: Friday, November 22, 2019		Sheet		63 of 100	


1.2V DDR discharger




VCCIO discharger




RTC Battery With Charge Function




PWM FAN




Battery switch



Default: OD EC drives GPIOs to LOW to turn ON power to VCCRTC.



follow Intel Keep old RTC X9&X8 RTC discharge schematic







Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2019/11/30	Deciphered Date	2018/05/08		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P065-Reserve			
						Size	Document Number		Rev
							LA-J191P		0.4(X03)
						Date:	Friday, November 22, 2019		Sheet 65 of 100


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Title	P067-HDD / FFS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-J191P	Rev 0.4(002)
				Date: Friday, November 22, 2019	Sheet 67 of 100	




M.2 Slot-C Key-M (SSD)



Vinafix.com



Security Classification	Compal Secret Data			Compal Electronics, Inc. P070-Card Reader		
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.40(03)
				Date:	Friday, November 22, 2019	Sheet 70 of 100



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev
Date:		Friday, November 22, 2019		Sheet	71 of 100


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2019/11/30		2027/06/21		P072-USB3.1 retimer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev
Date:				Friday, November 22, 2019	Sheet 72 of 100



Vinafix.com

Place close to JUSB1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Title	P073-USB3.1/USB2.0 conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, November 22, 2019
				Sheet	73 of 100
				Rev	0.4(103)
				LA-J191P	



Vinafix.com












Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2019/11/30		2018/05/08		Title	
				P074-Reserve	
				Size	Rev
				Document Number	0.4(X03)
				LA-J191P	
				Date:	Friday, November 22, 2019
				Sheet	74 of 100





Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2019/11/30	Deciphered Date	2018/05/08		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					P075-Reserve		
					Size	Document Number	Rev
					LA-J191P		0.4(X03)
					Date:	Friday, November 22, 2019	Sheet 75 of 100


Screw Hole



+5VALW to +5VS
+3VALW to +3VS




Touch Screen Load Switch




Ron=70m ohm
Current Limit =25K/52.3K=0.478A

eDP Load Switch




$R_{on}=70m\ ohm$
 $Current\ Limit = 25K/23.7K=1.055A$

+3VALW to +3VS_Hinge




Ron=70m ohm
Current Limit =25K/52.3K=0.478A


WLAN Load Switch




+3VALW to +3V_PCH




SSD Load Switch





+VCCST Load Switch




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Title	P077-DC/DC SYSTEM		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				LA-J191P		Rev	0.4(003)
				Date:	Friday, November 22, 2019	Sheet	77 of 100




+VCCSTG Load Switch



+VCCPLL_OC Load Switch



TypeC-SW MUX Load Switch




+1.2V_RUN
TDC 0.8A
Peak Current=0.8 A
OCP=1.3A fix by IC


Vinafx.com

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P078-DC/DC/S0IX/CS	
				Size	Document Number
				LA-J191P	Rev 0.4000
				Date:	Friday, November 22, 2019
				Sheet	78 of 100


JXDP




JDEG




JAPS



JLPDE



JSPI




FLASH DESCRIPTOR SECURITY OVERRIDE

Strap Definitions(HDA_SDO /I2S0_TXD)

GPP_R2/HDA_SDO (Internal 20 K Pull Down)
0 = ENABLE (DEFAULT)
1 = DISABLE (ME can update)







Debug Power Button
BOT side




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/11/30	Deciphered Date	2022/06/21	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D TO ANY OTHER DIVISION OR AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE SHEET AND THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			<p>Title P078-XDP/APS/SP/LPDE...Debug</p> <p>Size Document Number</p> <p>File Name: 0788-XDP-025-0018</p> <p>Page 75 of 150</p>	

Project Code :
File Name :




L	L	L	0 (0x0000)	SAMSUNG
L	L	H	1 (0x0001)	MICRON
L	H	L	2 (0x0002)	HYNIX



RE301CE3319	CONFIG
240K 4700p	UMA
130K 4700p	N18P-G62
62K 4700p	NA
8.2K 4700p	N19P-Q1
4.3K 4700p	N19P-Q3 MAXQ
2K 4700p	
1K 4700p	

RE67	CE51	REV	PHASE
240K 4700p	M00	PRE	EVT
130K 4700p	X00	EVT	
62K 4700p	X00	DVT1	
33K 4700p	X01	DVT1.1	
8.2K 4700p	X02	DVT2	
4.3K 4700p	X03	DVT2.1	
2K 4700p			
1K 4700p	A00	PVT	

TLS CONFIDENTIALITY	
HIGH(4.7K)	
LOW(DEFAULT)(100K)	
BIDS: 20k internal pull-down	



For PCH USE		
CPU_ID	CORE_ID	SYSTEM SKU
L	L	3PHASE-I5
L	H	N/A
H	L	4PHASE-6+2
H	H	4PHASE-8+2

RE331CE3326	CONFIG
240K 4700p	3PHASE-I5
130K 4700p	
62K 4700p	
33K 4700p	
8.2K 4700p	4PHASE-6+2
4.3K 4700p	
2K 4700p	
1K 4700p	4PHASE-8+2

DRAM Option

SDP MICRON 8G/2400
SDP HYNIX 8G/2400
SDP SAMSUNG 8G/2400
DDP MICRON 16G/2400
DDP HYNIX 16G/2400
DDP SAMSUNG 16G/2400

DRAM Config Option

MEM_CONFIG0	MEM_CONFIG1	MEM_CONFIG2	MEM_CONFIG3	MEM_CONFIG4
-------------	-------------	-------------	-------------	-------------


DRAM SDP / DDP Option

R_COMP


X76

X7674531L07
X7674531L09
X7674531L08
X7674531L10
X7674531L15
X7674531L11


VBUS Power path




AC Disconnect Logic



LPS Function




Battery connector



SH00000N00					
Part Number	L0 Inductance (uH)	R _{dc} (mΩ)		Heat Rating Current DC Amps I _{dc} (A)	Saturation Current DC Amps I _{sat} (A)
		Typical	Maximum	Typical	Typical
PCMB053T-1R0N15	1.0	13.0	14.0	7.0	11.0

+CHG_VIN 20V = 5~20V
B+ = 9~13.4V (3S battery)
Support 130W
Freq = 700k Hz



PART NUMBER	INDUCTANCE L ₀ (H) ±20%	Q Min	R _{dc} (mΩ)		HEAT RATING CURRENT (I _{dc}) DC AMPS ¹	SATURATION CURRENT (I _{sat}) DC AMPS ²
			Typ.	Max		
MMD-10DZ-1R0M-X1	1.0	24	2.9	3.3	18	36

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Compal Electronics, Inc.			
P082-PWR_CHARGER(1SL88738)			
Doc	Document Number	LA-H331P	Rev 1.1/000
Date	Friday, November 22, 2019	Sheet 82	of 100

SH00001ST00
Package: 11.5x 10 x 3

Part number	Inductance ±20%@0A (μH)	Rdc(mΩ)		Heat rating current (I _{dc}) ¹ DC amps (A)	Saturation current (I _{sat}) ² DC amps (A)	R _s @1Mhz (Ω)Max
		Typ.	Max.			
MMD-10CZN1R5M-R1L	1.5	6.5	7.5	16.0	20.0	0.21

SH000005D00
Package: 10.3 x 11.2 x 3.0

Part Number	L _O Inductance (μH) @ (0A)	R _{dc} (mΩ)		Heat Rating Current DC Amps, I _{dc} (A)	Saturation Current DC Amps, I _{sat} (A)
		Typical	Maximum		
PCMB103T-2R2MS	2.2	8.0	9.0	13.0	16.0



$$R1 = (V_o - 2) / 2 * R2$$

Voltage setting: $V_o = 5.14V$



3.3VALWP
3.3V +/-5%
TDC 10.83A
Peak Current 14.72A
OCP current 19.2 A
Freq 475k Hz


5VALWP
5.1V +/-5%
TDC 8.19A
Peak Current 11.33A
OCP current 19.2A
Freq 400k Hz

Part Number	L0 Inductance (μ H) @ (0A)	R _{dc} (m Ω)		Heat Rating Current DC Amps, Idc (A)	Saturation Current DC Amps, Isat (A)
		Typical	Maximum	Typical	Typical
PCMB063T-1R0MS	1.0	6.7	7.4	12.0	15.0


$$\begin{aligned} V_{FB} &= 0.6V \\ V_{out} &= 0.6V * (1 + R_{up}/R_{down}) \\ V_{out} &= 1.05V \end{aligned}$$

SH00000PJ00
Package : 6.6 x 7.3 x 3.0

Part Number	L0 Inductance (μH) @ (0A)	R _{dc} (mΩ)		Heat Rating Current DC Amps, Idc (A)	Saturation Current DC Amps, Isat (A)
		Typical	Maximum	Typical	Typical
PCMB063T-1R0MS	1.0	6.7	7.4	12.0	15.0



+1.2V MEN P
1.2V +/- 5%
TDC 7.16A
Peak Current 10.23A
OCP current 13A (TYP.)
Freq 500k Hz




+0.6VSP
0.6V +/- 5%
TDC 0.7A
Peak Current 1A
OCP Current 1.5A

Vinafix.com

DDR controller(35.3), Support component(35.4)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title	PWR +1.2V DDR/+0.6V		
Size	Document Number	Rev 1.0(400)	
LA-F211P/LA-F212P			
Date:	Friday, November 22, 2019	Sheet 85	of 100



2.5V_MEM controller(35.11), Support component(35.12)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	P086-PWR +2.5V MEM(RT9059GSP)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, November 22, 2019
				Sheet	86 of 100
				Rev	0.1(X00)

CML-H82 (IMVP8)
Config: 6+1+1





CPU control PWM IC(36.1), Support component(36.3)

DELL CONFIDENTIAL/PROPRIETARY


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
File	P088-PWR +VCORE MP2949
Size	Document Number
LA-H331P	
Date	Friday, November 22, 2019
Sheet	88 of 100





CPU Drivers(36.2), Support component(36.3)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	P090-PWR +VCC CORE Phase3&4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, November 22, 2019
				Sheet	90 of 100
				Rev	0.1(200)



CPU Drivers(36.2), Support component(36.3)




X01.5 Add 68p(PC2976) and 2.2p(PC2977) for RF request



+VCC_GT
(based on CML-H82 PDG)
TDC=25A
Iccmax=32A
OCP= 41A
Freq 500k Hz
DC_LL= 3.1m ohm
AC_LL= 3.1m ohm

X01.10 remove PR2968 and add PC3100 (68p)



+VCC_SA
(based on CML-H82 PDG)
TDC=10A
Iccmax=11.1A
OCP= 15A
Freq 500k Hz
DC_LL= 10.3m ohm
AC_LL=10.3m ohm


SH000015M00
Package: 5.7 x 5.4 x 3.0

PART NUMBER	INDUCTANCE Lo(μH)±20% @0A	R _{dc} (mΩ) ±5%	HEAT RATING CURRENT(Idc) DC AMPS ¹	SATURATION CURRENT(Isat) DC AMPS ²
MMD-05CZ-R47MEV1L	0.47	6.2	12.2	16

CPU Drivers(36.2), Support component(36.3)

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2016/01/06		Deciphered Date		2017/01/06		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P092-PWR +VCC GT+VCC SA					
						Size		Document Number		Rev	
						LA-H331P		010			
						Date:		Friday, November 22, 2019		Sheet 92 of 100	

+VCC_CORE
470uF*3
220uF*5
47uF*27
22uF*28
1uF*45




MPS
IA:
470uF*3+NC*2
22u*45+NC*5


GT:
470uF*1+NC*1
22u*25+NC*5

SA: 22uF*12+NC*5

+VCCGT
330uF*1
220uF*3
22uF*25+NC*7
1uF*12




+VCCSA
22uF*12+NC*5



for dGPU SKU
@DIS@ : Nopop Component
DIS@: POP for dGPU SKU

+1.0VSP/1.05VSP
1.05V +/-5% (TBD)
TDC 1.6A
Peak Current 1.6A
OCP current 7.5A(typ.)
Freq 750k Hz



The current limit is set to 6.5A, 9.5A or 12.5A when this pin is pull low, floating or pull high


Part Number	L0 Inductance (μ H) @ (0A)	R _{dc} (m Ω)		Heat Rating Current DC Amps. Idc (A)	Saturation Current DC Amps. Isat (A)
		Typical	Maximum	Typical	Typical
PCMB041B-1R0MS	1.0	43.0	47.0	4.2	5.2

TDC 1.89A
Peak Current 2.0A
OCP current 6.5A
Freq 500k Hz

PWR Plane Regulator_1.8V(35.13), Support component(35.14)

Security Classification		Compal Secret Data		Compal Electronics, Inc. P095-PWR +1.8ALWP(SY8286RAC)	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	01000
				LA-H331P	
Date:	Friday, November 22, 2019	Sheet	95	of	100


```
for dGPU SKU
@DIS@ : Nopop Component
DIS@: POP for dGPU SKU
```



VGA_CORE controller(43.1), Support component(43.2)
VGA_CORE Drivers (43.3), GPU Core Output CAP (43.9)

SH00001TX00
Package: 6.8 x 6.4 x 4
Idc= 36 A, Isat= 60 A
DCR= 0.67 mohm (Typ)

Part number	Inductance ±20%@0A (μH)	Rdc(mΩ) ±5%	Heat rating current (Idc) ¹ DC amps (A)	Saturation current (Isat) ² DC amps (A)	Rs @ 1MHz (Ω)Max
MMD-06D2ER15MEM2L	0.15	0.67	36.0	60.0	0.034

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.


P097-PWR+GPU_CORE(MP2988)

Size	Document Number
	LA-H331P


Date: Friday, November 22, 2019 Sheet 97 of 100



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	P098-PWR+GPU OVR-M(US5650QOKI)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-H331P	
				Date:	Friday, November 22, 2019
				Sheet	98 of 100



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P099-PWR SMOKELESS	
				Size	Document Number
				LA-H331P	
				Date:	Friday, November 22, 2019
				Sheet	99 of 100



FUNCTION TABLE

INPUTS			OUTPUTS
CLR	A	B	Q
L	X	X	L
X	H	X	L (1)
X	X	L	L (1)
H	L	↑	⌋
H	↓	H	⌋
↑	L	H	⌋